JTAG stands for Joint Test Action Group.
During the developement of ASICs, using the DFT techniques some of the addtional ports are created to test the chip. These ports are called JTAG interfaces. In the final chip we may remove this interface. Its used to fetch the output/intermediate signals when some test stimuli is applied to the chip under developemnet.